Abstract Ultra-energy-efficient analog-to-digital converters (ADCs) based on single-electron transistor (SET)/complementary metal-oxide-semiconductor (CMOS) hybrid technology are proposed as a solution to sense and process biomedical signals. Our results show the energy efficiency of 0.82 pJ/state, which is lower than that in previously reported energy-efficient ADCs. The performance and dissipated power of proposed ADCs are estimated and compared with those of CMOS ADCs by using Lee's SPICE model including non-ideal effects of the experimental data. While the proposed ADC shows an operating power lower by two orders of magnitude than that of the CMOS flash-type ADC, the number of required transistors is about 10% of that in the CMOS flash-type ADC. The peak-to-valley current ratio in Coulomb oscillation of SETs used in the circuit implementation has the range of 1.15-1.5, which is consistent with the experimental result of top-down approached Si-based SETs at T = 77-100 K. From the perspective of the immunity to the gate capacitance C cg mismatch and the background charge Q 0 noise, it is shown that the criteria of SET/CMOS hybrid ADCs are C cg 0.02 × C cg (with C cg = 0.24 aF) and Q 0 0.23q, respectively.
Introduction
The increasing demand for sensing and processing biomedical signals in pulse-oximetry, electrooculogram (EOG), electroencephalogram (EEG), electrocardiogram (ECG), electromyogram (EMG) and axon action potential (AAP) with battery-powered portable and wearable devices 5 Author to whom any correspondence should be addressed.
has created intensive research for novel energy-efficient signal sensing and processing circuits. In practical biomedical microsystems for patient monitoring systems and bidirectional simulators, the magnitude of biomedical signals received by bio-sensors, such as transducer or transponder, is so low (tens of μV) that an instrumentation for pre-amplification is required. In order to monitor or analyze the sensed signal, the output signal of the amplifier should be further processed by filter and analog-to-digital converters (ADCs). From the biomedical signal perspective, the signal bandwidths (BWs) can be located in the range from near dc to about 10 kHz, and bio-potentials have the amplitudes ranging from a few μV to several hundreds of mV [1] . In addition, both the circuit area and the total power consumption are critical issues in these therapeutic and rehabilitative microsystems since they are supplied with small-size batteries and dissipate a considerable amount of power. Therefore, for biomedical signals, highly dense ultra-energy-efficient ADCs with the medium BW (from dc to several tens of kHz) and extremely small magnitude (from a few μV to several hundreds of mV) are strongly required.
Single-electron transistor (SET) technologies have been actively studied as a prospective solution for ultra-low-power highly dense logic and memory circuits because their operation principle gets more robust as the device size is scaled down [2, 3] . Thus, SET-based ADCs are promising from the perspective of biomedical applications. Hitherto, several SETbased ADCs have been introduced [4] [5] [6] [7] [8] . Nevertheless, the models used in the circuit implementation cannot be directly applied to analyze and optimize the performance of SET-based ADC circuits in real chips since previous works are validated not by the experimental data but by the comparison with the simulation results based on the orthodox theory (e.g. Monte Carlo simulation based on SIMON [9] or analytic/SPICE model fitted with its characteristic [10] [11] [12] [13] [14] ). In fact, non-ideal effects including the control gate voltage (V cg ) dependence of a tunneling resistance, parasitic metal-oxide-semiconductor field-effect transistor (MOSFET) operation, and the phase shift of Coulomb oscillation by the bias of gate other than the main control gate have been commonly observed in the previous reports on Si-based SETs [15] [16] [17] [18] [19] .
Non-ideal effects in really implemented SETs can be summarized as in figure 1 . Figure 1(a) shows the schematic view of the drain current (I ds )-V cg characteristics of the fabricated Si-based SET [17] [18] [19] . The temperature dependence appears on the peak-to-valley current ratio (PVCR) in Coulomb oscillation. As temperature increases, the Coulomb-blockade condition smears out by the thermal energy, causing the decrease of PVCR. As shown in figure 1(a), the peak current in Coulomb oscillation rises at a higher V cg due to a tunnel barrier lowering effect, and the valley current in Coulomb oscillation also increases at a higher V cg due to the parasitic FET operation. This tunnel barrier lowering effect appears on the reduced PVCR by increasing V cg , resulting from the lowered barrier height because of the electric field effect formed by the control gate, as illustrated in figure 1(b) .
The parasitic MOSFET appears as the V cg -dependent electron density in the Si channel (consequently, the valley current of Coulomb oscillation). The phase shift of Coulomb oscillation by the bias of gate other than the main control gate (e.g. the sidewall depletion gate voltage V sg in [17] [18] [19] ) results from the share of the Si island charge among all of the gates as shown in figure 1(c) .
These non-ideal effects have been commonly observed not only in the former reports on top-down approached Si-based SETs with the gate-controlled structure [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] but also in bottom-up approached SETs [30] [31] [32] [33] [34] . Despite the non-ideal phenomena, Si-based gate-controlled structure is believed to be the most promising SET structure in terms of the controllability, reproducibility and the possibility of integration with Si complementary metal-oxidesemiconductor (CMOS) technology in the near future [35] . Therefore, in the design of the SET-based or SET/CMOS hybrid circuit for biomedical applications, these non-ideal effects should be considered.
In addition to non-ideal effects, the other major concern is an operation temperature of SET-based circuits. Except for cryobiology and/or cryogenics, in requiring biomedical applications perspective, SET-based circuits should be operated at 300-350 K, which requires the feature size of a few nm (i.e. the order of magnitude of input and output capacitance ∼10 −19 F). However, it is so beyond state-of-theart lithography that it is very challenging to really implement the biomedical circuits and systems based on SET technology. Nevertheless, considering the dramatic progresses of both the process technology and the bottom-up nanotechnology, the paradigm of the post-CMOS nanodevice-oriented signal processing circuits and systems is essential in the near future. Also, needless to say, the feasibility of ultra-energyefficient circuits and systems based on the SET/CMOS hybrid technology in biomedical applications should be assessed via the circuit model including non-ideal effects in a real implementation.
Until now, incorporating the SET theory into a circuit model has been studied by several research groups [10] [11] [12] [13] [14] . Among these approaches, Lee et al developed the practical SPICE model based on the physical phenomena in fabricated SETs with two tunnel barriers by sidewall depletion gates [36, 37] .
Lee's model reproduces the experimental characteristics of a Si SET over the wide range of temperature, the Si island size and the bias [36, 37] . We note that Lee's SPICE model accounts for the non-ideal effects of real Si-based SET characteristics, and its physics-based nature is confirmed by the comparison with the experimental data.
In this work, with these backgrounds and motivations, ultra-energy-efficient ADCs based on SET/CMOS hybrid technology are proposed and demonstrated with the energy efficiency of 0.82 pJ/state by using Lee's SPICE models. Used models consider non-ideal effects in real Si SETs with the peak-to-valley current ratio of 1.15-1.5, consistent with the experimental result of top-down approached Si-based SETs at T = 77-100 K [26] [27] [28] [29] . Additionally, the performance of the SET/CMOS hybrid ADC is compared with that of the conventional CMOS flash-type ADC. Furthermore, the immunity of functions of SET/CMOS hybrid ADCs to process variations (the mismatch of the control gate capacitance C cg and the variation of the background charge Q 0 ) is assessed.
SET/CMOS hybrid periodic symmetric functions
The simple circuit blocks functioning as generic periodic symmetric functions (PSFs) are very important in implementing the area-efficient computer arithmetic operations, i.e. parity, addition, counting and analog-to-digital converting [7] . The operation principle of the state-of-the-art SET-based ADCs relies on the PSFs originated from the inherent periodic nature of the transfer characteristics (I ds -V cg ) of the SET. In order to explain the concept of PSFs, the schematic and the transfer characteristic of the SET inverter are shown in figures 2(a) and (b), respectively. Here, V BU and V BL serve as controlling the phase of Coulomb oscillation in the I ds -V cg characteristic. In other words, they tune the position of V c in figure 2(b). In the case of [17] [18] [19] , the V sg plays the same role as with V BU and V BL . Consequently, in the SET inverter, the relationship between input and output is given as shown in figure 2(c). If the C cg s of two SETs (upper and lower SETs in figure 2(a)) are exactly identical to each other, the SET inverter would function as useful PSFs with the 50% duty as seen in figure 3(a) . Therefore, the PSFs-based ADC operation of the SET inverter (as shown in figure 3(b) ) results from the inherent periodic nature of the I ds -V cg characteristic of the SET. Hu et al showed that the hysteric effect in the PSF curve due to the change in charge configuration on the SET island can be effectively eliminated with the increase of operation temperature [6] . Ou et al proposed SET/MOS hybrid ADCs with an ideal current source [8] . However, it should be noted that these studies fail to consider both the valley current increased by V cg modulation and the peak current resulting from the tunnel barrier lowering, i.e. non-ideal effects. Figure 4 shows the operation of PSF of the SET inverter that is the core block of the previously reported SET-based ADCs [6] [7] [8] . In the case of Hu's inverter, by comparing the result of SIMON simulation (figure 4(a)) with that of Lee's model ( figure 4(b) ), it is found that the PSF of Hu's ADCs may malfunction even at a low temperature (e.g. 44 K) if non-ideal effects are considered. This phenomenon is also observed in Ou's ADCs ( figure 4(c) ). Moreover, in order to operate the SET-based ADCs stably, precisely controlling the supply voltage V dd (in many cases, it is the drain bias V ds of the SET) is strongly required. However, the precise control of V ds of many SETs during the circuit operation is very difficult because the values of both the voltage gain K V and the output resistance r o of SETs are too insufficient compared with CMOS devices. Thus, the previously reported SET-based ADCs are inappropriate to really implement SETbased low power ADCs although the reproducible definition of nano-scale feature size and the capacitance of ∼10 −19 F may be possible in the near future. In conclusion, the PSF circuit block robust to three non-ideal effects should be introduced to practically implement energy-efficient ADCs based on SET technology in biomedical applications.
Motivated by these viewpoints, the complementary SET/CMOS hybrid amplifier (CSCHA) has recently been proposed as shown in figure 5 [38] . By using the SET/CMOS hybrid differential amplifier, the schemes of CSCHA have two crucial features. The first feature is that the SET current is amplified by MOSFETs. The second feature is that the increase of Coulomb oscillation valley current resulted from the augmentation of V cg , temperature, and the island size is eliminated. The higher speed and the more robustness to nonideal effects sufficiently compensate for the increased area burdens (from two SETs in the case of the SET inverter to two SETs and nine MOSFETs). Additionally, it is worthy to note that the level of tolerance to the variability of nanofabrication is the same as that of the SET inverter because of the same number of SETs. In fact, we expect that the tolerance of CSCHA would be superior to that of the SET inverter in a real implementation and at a room temperature due to the rejection of common-mode valley current noise of the pair of SETs. Figure 6 shows the PSF operation of CSCHA simulated by Lee's model. In comparison with figure 4, the stable PSF operation at 44 K is guaranteed despite considering non-ideal effects of SETs.
4-bit ultra-energy-efficient CSCHA-based ADCs with SET/CMOS hybrid technology
A 4-bit ADC architecture is simply implemented with a preamplifier, a sample and hold block, a post-amplifier (optional), a capacitive divider and four core blocks as shown in figure 7 . The core block of proposed CSCHA-based ADCs is identical to figure 5 . The analog biosignal input with the magnitude from a few μV to several hundreds of mV is pre-amplified to a medium level V pre (0.1-0.3 V). Then, it is sampled (V sam ) and post-amplified to V post (0-1 V). And then, V post is divided into V post (t)/2 i , where i = 0, 1, 2 and 3, through the capacitive (or resistive) divider, and V post (t)/2 i is fed to the core block as shown in figure 7 . The corresponding 4-bit digital signals
i by CSCHAs with the periodic nature of SET switching (this operation was explained in figures 3 and 6). Compared with the cases of SETbased ADC circuits using the static CMOS-like SET inverter as a core block [5] [6] [7] , the proposed ADCs have advantages of large load capability, full swing of the output signal, higher conversion rate, insensitivity to the number of fan-outs and more robustness to non-ideal effects.
It may be possible that in the case of Hu's ADCs, a capacitive divider can be abbreviated [5] [6] [7] . However, in order to implement Hu's ADCs, the precise tuning of n different values of 2n C cg s in n-bit ADCs is required. Thus, the precise control of many different C cg s (consequently V cg s), which would be very challenging even in the nanometer feature era, is demanding because there are bottlenecks in real implementation such as C cg mismatch of the pair of SETs, background charge noise and non-ideal effects. From the perspective of the design for manufacturability and/or yield, the combination of both a nominal C cg (it is strongly reminiscent of the channel length L in CMOS technology) and the robust design to C cg mismatch of the pair of SETs having the nominal C cg , background charge noise Q 0 and non-ideal effects is definitely a promising design methodology. Thus, the proposed CSCHA-based ADCs are more compatible to this design methodology than Hu's and/or Ou's SET-based ADCs. , where input and sampling frequencies are 3 kHz and 100 kS s −1 , respectively. Moreover, the power spectral density (PSD) of our CACHA-based ADCs is shown in figure 10 . The signal-to-noise-and-distortion ratio (SNDR or SINAD), the effective number of bits (ENOB) and the spurious-free dynamic range (SFDR) are 23.3 dB, 3.58 bits and 34.5 dB, respectively. ENOB is calculated with the definition of (SINAD − 1.76)/6.02. Finally, as shown in table 1, the energy efficiency of the proposed ADC is compared with previous works [39] [40] [41] [42] [43] studying ultra-energy-efficient ADCs for biomedical applications. For fair comparison, the value of dissipated energy per state (pJ/state) should be normalized to the same ENOB whose value is 3.58 in this work and is in bold in table 1 because the energy efficiency is given as P/(f × 2 ENOB ) with P the dissipated power and f the sampling frequency.
In fact, ENOB in the previous reports on energy-efficient ADCs (about 7-14) is higher than that in our ADCs [39] [40] [41] [42] [43] . In our case, ENOB under the specific range of the input signal is dependent on the period of the Coulomb-blockade oscillation (=q/C cg , where C cg is the capacitance between the control gate and Coulomb island, and q is the elementary charge of the single electron) since the number of toggles in the LSB output of SET-based ADCs is determined by the oscillation period of the SET I ds -V cg characteristic under a fixed range of V cg , as illustrated in figures 2 and 3. Therefore, by increasing C cg , ENOB (consequently, the energy efficiency) is expected to be further improved. However, another approach to enhance the ENOB of SET-based ADCs should be investigated as a further study because the increased C cg is inconsistent with the requirement of the room temperature operation of the SET. Also, the swing of V post (the output of the post-amplifier in figure 7 ) should be designed by considering both the range of the application-oriented biosignal and the trade-off between C cg and high-temperature operation.
As summarized in table 1, the value of 0.82 pJ/state in the proposed ADC is lower than those in the previously reported energy-efficient ADCs.
Both the room temperature operation in biomedical applications and the higher conversion rate would be possible in the near future by achieving more scaling and progress of the process technology. Although our ADC operation is demonstrated not by the physical chip but by SPICE simulation, the energy efficiency is still meaningful because our SPICE model includes non-ideal effects in Si-based SETs really implemented.
Comparison with CMOS flash-type ADCs
Based on the results in section 3, the performance parameters of proposed CSCHA-based ADCs are compared with those of CMOS flash-type ADCs. As mentioned above in section 3, compared with the previous SET-based ADCs, our ADC has features of the immunity to non-ideal effects, large voltage swing of the output signal and high load drivability. It consists of a sample and a hold block, a capacitive divider and a repeated core. Its operation scheme is the combination of both the amplification of the SET current by FET and the suppression of a Coulomb-blockade oscillation valley current by the differential amplification. Furthermore, the full V dd swing of an output signal is obtained in comparison with previous SET-based ADCs. Here, the PVCR of the SET has the range of 1.15-1.5 with V cg of 0-6 V, consistent with the experimental result of top-down approached Si-based SETs at 77-100 K. Also, the load drivability is considerably higher than the case of SET-based ADCs although the operation speed is still limited by the drivability of the SET. The 4-bit conversion rate is 22 MHz at V dd = 1.2 V with V in = 0-6 V. Here, the conversion rate is defined in terms of the ramped V in , and the sample and hold block are ruled out to estimate the intrinsic conversion speed. For instance, the conversion rate of 22 MHz means the input ramp rate of 6 V/800 ns (7.5 (mV ns −1 )) and the data window of toggled LSBs of 45 ns.
To benchmark the performance of the proposed ADCs, a conventional CMOS flash-type ADC based on standard 0.18 μm CMOS technology (V TN = |V TP | = 0.5 V) is implemented as shown in figure 11(a) , and the performance is estimated by SPICE simulation. Figure 11 (b) shows the figure 7 ) is divided and self-generated-coded in the latter. The second major difference is that while the latter requires only four CSCHA blocks for a 4-bit conversion with an aid of the periodic nature of the SET current, the former demands both the thermometer code and 2 4 −1 comparators/flip-flops. Therefore, the density Finally, the performance parameters are summarized in table 2. It is noticeable that the proposed CSCHA-based ADC consumes an operating power lower by two orders of magnitude than that of the CMOS flash-type ADC. In addition, the number of transistors in the CSCHA-based ADC is required approximately 10% of that in the CMOS flash-type ADC.
In terms of the above-mentioned trade-off between ENOB and a high-temperature operation, if we try to improve ENOB and/or resolution by adding the hardware while maintaining the same C cg , the advantage of compact hardware over the CMOS flash-type ADC would be somewhat diluted.
Immunity to process variations
As mentioned in section 2, in order to guarantee a stable SETbased ADCs operation by using PSFs with 50% duty, C cg mismatch of the pair of SETs should be minimized. Also, as described in section 3, to improve manufacturability and/or yield, combining both a nominal C cg and the robustness to C cg mismatch of the pair of SETs having the nominal C cg , background charge Q 0 noise and non-ideal effects is a prospect design methodology.
Since non-ideal effects are already incorporated into Lee's model, two remaining issues, i.e. C cg mismatch and Q 0 noise, should be assessed. To evaluate the issues, as shown in figure 13 , Gaussian distribution of C cg and Q 0 is assumed for the purpose of modeling the variation of C cg and Q 0 . Then, figure 13 reflects the level of process technology. Monte Carlo simulation based on Lee's SPICE model (the number of events = 300) was performed with the statistical variation of each SET of C cg and Q 0 in figure 5 by C cg and Q 0 , respectively. Figure 14 shows the immunity of CSCHA-based ADCs to the variations of C cg and Q 0 . In other words, our results show that the center point of figure 13 is parallel shifted (by C cg and Q 0 ) under the same shape of Gaussian distribution in figure 13 . Simultaneously, the value of σ and A in figure 13 does not change. To guarantee the stable operation of CSCHAbased ADCs, both the C cg ± C cg with the range of C cg 0.02 × C cg and the Q 0 ± Q 0 with the range of Q 0 0.23q are required. To make the conversion rate and/or the input signal ramp rate be higher than 10 (mV ns −1 ), C cg lying in 0.02 × C cg and the setup time t s longer than 0.5 (LSB window) are required. The setup time t s is defined as the time taken for a valid LSB data output of ADCs to be set stably before the clock signal arrives; here, the period of the clock signal is the same as that of toggling LSB under a ramped input.
Our results show that the Q 0 criterion of the CSCHA circuit ( Q 0 0.23q) is superior to the Q 0 noise margin of the SET inverter [44] , due to the rejection of a common mode noise in CSCHA circuits.
Conclusion
An ultra-energy-efficient CSCHA-based ADC circuit using SET/CMOS hybrid technology is proposed as a solution for sensing and processing biomedical signals. By using Lee's SPICE model including non-ideal effects of the experimental data, the performance and dissipated power of CSCHA-based ADCs for biomedical applications are estimated and compared with those of the previously reported biomedical applicationoriented CMOS ADCs. Our result shows the energy efficiency of 0.82 pJ/state, lower than those in the previous energyefficient ADCs. Used PVCR of SET has the range of 1.15-1.5, consistent with the experimental result of top-down approached Si-based SETs at T = 77-100 K.
Furthermore, the performance parameters of CSCHAbased ADCs are compared with those of conventional CMOS flash-type ADCs. While the CSCHA-based ADC shows an operating power lower by two orders of magnitude than that of the CMOS flash-type ADC, the number of required transistors is about 10% of that in the CMOS flash-type ADC. From the perspective of the immunity to C cg mismatch and Q 0 noise, it is shown that the criteria of CSCHA-based ADCs are C cg 0.02 × C cg (with C cg = 0.24 aF) and Q 0 0.23q, respectively.
In conclusion, as long as both the ENOB and the operation temperature become higher through further studies, it is expected that the proposed CSCHA-based ADCs may have significant potential in explosively demanded biomedical applications.
